NOT gate
The NOT gate takes the input and produce the invert of that input on its output.
 |
Input A |
Output Z |
1 |
0 |
0 |
1 |
AND gate
The AND gate takes in two inputs. When both input A
AND input B are high the output will be active.
 |
Input A |
Input B |
Output Z |
0 |
0 |
0 |
1 |
0 |
0 |
0 |
1 |
0 |
1 |
1 |
1 |
NAND gate
The NAND gate takes in two inputs. When both input A
AND input B are high the output will
NOT be active.
 |
Input A |
Input B |
Output Z |
0 |
0 |
1 |
0 |
1 |
1 |
1 |
0 |
1 |
1 |
1 |
0 |
OR gate
The OR gate takes in two inputs. When either input A
OR input B are high the output will be active.
 |
Input A |
Input B |
Output Z |
0 |
0 |
0 |
0 |
1 |
1 |
1 |
0 |
1 |
1 |
1 |
1 |
NOR gate
The NOR gate takes in two inputs. When either input A
OR input B are high the output will
NOT be active.
 |
Input A |
Input B |
Output Z |
0 |
0 |
1 |
0 |
1 |
0 |
1 |
0 |
0 |
1 |
1 |
0 |
Download a pdf version of this page
here 
Learn more about the author
read more »
©Kitronik Ltd – You may print this page & link to it, but must not copy the page or part thereof without Kitronik's prior written consent.